Abstract
1: Introduction
Today's embedded cores incorporated into system-chips cover a very wide range of functions, while utilizing an unprecedented range of technologies, from logic to DRAM to analog. They often come in hierarchical compositions. For instance, a complex core may embed one or more simple cores. An example system-chip design is shown in Figure ( I), where a cores of various functions are demonstrated. These cores typically come in a wide range of hardware description levels. They spread from fully optimized layouts in GDSII format to widely flexible RTL codes. Embedded cores are categorized into three major types based on their hardware description level: soft, firm and hard [15] . Each type of core has different modeling and test requirements. The three types of cores offer trade-off. Soft cores leave much of the implementation to the designer, but are flexible and processindependent. Hard cores have been optimized for predictable performance, but lack flexibility. Firm cores offer a compromise between the two.
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DAC 98, San Francisco, Califomia 01998 ACM 0-89791-964-5/98/06..$5.00 analyzes the test and diagnosis challenges and discusses the current solutions to create testable core-based system-chips. The paper mainly covers the common practices in the industry and shed light on the ongoing efforts to contain today's challenges. In section 2, the paper discusses the testing challenges in core-based system-chips. Section 3 describes the existing strategies to address core internal test. Section 4 covers embedded core peripheral access mechanisms. Section 5 discusses the overall system-chip test and diagnosis solutions. Finally, Section 5 concludes the paper.
System-Chip Test Challenges:
In this section, the main test challenges in system-chips are analyzed and compared to the conventional system-on-board (SOB) ones. In addition to the major differences here, we have to note that system-chips do also share the typical testing challenges of the traditional deep-submicron chips, such as defecdfault coverage, overall test cost and time-tomarket.
Even though, the design processes in both paradigms, i.e. in system-chip (SC) and SOB, are conceptually analogous, but the test processes are quite different. For conventional SOB the manufacturing and test of a chip takes place first, prior tc the PCB assembly and test. A chip in this case could be 2 standard IC or a user defined ASIC; whereas in a core-basec system-chip case, there is only a single manufacturing anc test instance that takes place for the whole system-chip, set Figure ( 2). In this case, the individual cores and theii surrounding User Defined Logic (UDL) are designec individually first. Next, they are all integrated into an SC. And only then, the composite manufacturing and test steps do take place. See the comparison of the two processes in Figure   ( 2).
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Core Internal Test Challenges:
Various test techniques are used for core internal testing, such as functional test, scan, BIST, etc. They typically require two elements: a. A set of test patterns to be applied to or captured from the :ore peripheries (core input/outputs). These test patterns are ;omposed of data and control patterns and are generated and :valuated by a test resource (on-chip or off-chip).
b. Internal design-for-testability structures which correspond to the test technique used in the core (e.g. scan chains, test uoints), if any.
The data patterns are the actual stimulus and response signals; whereas the control patterns specify the test flow, i.e. how to ipply and capture the data patterns. Selecting certain internal est mode is considered static control; whereas a shift and ipply sequence in a scan protocol is considered dynamic :ontrol. Static and dynamic test control patterns, in addition o the data patterns, are applied to the core peripheries to :xecute a given internal test mode. 4 core is typically the hardware description of today's ,tandard ICs, e.g. DSP, RISC processor, or DRAM core. h e n though, a given core is not tested individually as in tandard ICs, and instead is tested as a part of the overall ystem-chip, see Figure ( 2), but still, the preparation of a core nternal test is typically done by the core creator. Because, the ore integrator in most cases, except for soft cores, has very imited knowledge about the structural content of the adopted ore, and hence deals with it as a black box. Therefore he/she an not prepare the necessary test for it. This i s especially true Fa core is a hard one or is an encrypted Intellectual Property llock. This necessitates that the core creator prepares the iternal testability, i.e. the DFT or BIST structures and the orresponding test patterns, and delivers it with the core.
Another core creator function is to determine the internal test requirements of the core without knowing the target process and application. For instance, which test method needs to be adopted (e.g. BIST, scan, Iddq, functional test) , what type of fault@) (e.g. static, dynamic, parametric) to target and what level of fault coverage is desired. In SOB, a chlp's ppm figures are known prior to the PCB assembly. Hence, the test method and desired fault coverages are predetermined accordingly. But in system-chips, a core creator might not know the target process and the desired quality level. Hence, the provided quality level might or might not be adequate. If the coverage is too low, the quality level of the system-chip is put at risk, and if it is too high the test cost may become prohibitive (e.g. test time, performance, area, power). Furthermore, different processes have different defect type distributions and levels of defect.
Furthermore, in system testing, the failure mechanisms differ from those in production and the test time and power requirements (e.g. for BIST) may be different. Hence, a core should be well characterized with respect to the test and fault coverage. Ideally, the internal test should be a composite one containing modular sections with different characteristics. These modular sections can be switched on or off according to the target process and application. Different internal core test approaches are discussed in Section 3.
Finally, the core internal test prepared by a core creator need to be adequately described, ported and ready for plug and play, i.e. for interoperability, with the system-chip test. For an internal test to accompany its corresponding core and be interoperable, it needs to be described in an commonly accepted, i.e. standard, format. Such a standard format is currently being developed by the IEEE Pt500 and referred to as standardization of a core test description language (CTDL) .
Core Test Access Challenges:
Another key difference between SOB and system-chip is the accessibility of component peripheries, i.e. accessing primary input/outputs of chips and cores, respectively. With SOB, direct physical access to chip peripheries, i.e. pins, is typically available to use probing during manufacturing test; whereas for cores, which are often deeply embedded in a system-chip, direct physical access to its peripheries is not available by default, hence, an electronic access mechanism is needed. This access mechanism requires additional logic and wiring to connect core peripheries to the test resources defined in Section 2.1. The logic block performs switching between normal mode and the test mode(s) and the wiring is meant to connect this logic block which surrounds the core to the test resource.
capturing test data patterns, and a Test Control Mechanism (TCM) for dynamic and static test control patterns. The content of a Peripheral Access Block is typically compatible with the core internal test technique and is optimized for area and performance constraints, are summarized in Section 4. Test control, as shown in Figure( 3), is necessary for a given peripheral access block to select (i.e. enable and disable) the paths according to the desired mode.
2. Test Access Path: connects the inputloutput or bidirectional cells of the TAM and static and dynamic signals of the TCM to the test resource (off-chip or on-chip). The test resource as indicated earlier contains the necessary test data and control patterns. Figure (3 [14] , etc. Finally, T3 is connected to a test resource (test access mechanism) internal to the Peripheral Access block, such as a scan flipflop from a neighboring cell supplying serialized (functional or structural) patterns. N1, N2, and N3 are normal mode inputs to the embedded core. In addition to the normal mode and core internal test modes, a System-chip often requires several other test related modes. The TCM receives the static test control patterns and provides necessary modes, i.e. configuration, at the Peripheral Access Block. One such mode is the core external test. The role of an external test is to test the interconnect faults between the cores in a System-chip (e.g. interconnect faults between the DSP core and the Embedded DRAM in Figure(4) ). Also, core external test is needed to participate in the UDL test, by providing controllability and observability to the UDL peripheries through the Peripheral Access Block of a neighboring core, such as the DSP core in Figure (4) .
In addition to applying and capturing test patterns during internal and external test modes, the Peripheral Access Block can also be utilized for core isolation. Typically, a core needs to be isolated from its surroundings in certain test modes. Core isolation is often required on either the input or the output side. If it is on the input side, it can put the core into a safe-state by protecting the core under test from external interferences (from preceding cores or UDL). On the output side, it protects the inputs of the superseding blocks (cores or UDL) from undesired values (e.g. random patterns applied to tri-state buffers creating bus conflicts). This is done by controlling the core outputs and putting them in tri-state mode (core in Hi-Z state).
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Figure (4) Embedded Cores with Peripheral Access
Sometimes, other core isolation modes are also required to put a core in a stand-by mode, or low power dissipation mode. or Bypass mode [5] [11], or finally to control the currenf supply of a core, if Iddq testing is used in the System-on-chip.
The Peripheral Access Block being an interface block between a core and its surrounding logic (UDL or other cores) provides the necessary support for the above access and isolation modes. It allows these modes to be selected through the mode control protocols which control the switching capabilities of the Peripheral Access Block. In Section 4, this paper summarizes popular testability strategies to provide peripheral access for embedded cores. Because cores are getting imported from diverse sources, a common set of TAMS and TCMs are required. A scalable architecture with such capabilities is pursued by the IEEE P150C standardization effort [ 121.
System-Chip Test and Diagnosis Challenges:
One of the major challenges in the SC realization process is the integration and coordination of the on-chip test anc diagnosis capabilities. If compared to SOB, the system-chi1 test requirements are far more complex than the PCE assembly test, which consists of interconnect and pir toggling tests. The SC test, as in Figure (2 
Embedded Core Test Strategies:
The test preparation function for cores crosses the boundaries, from core creation phase, to SC integration, to silicon fabrication phase. In each phase a portion of the nerall test is completed. Typically, the core internal test is xepared during core creation. The extent of the core xeparation in this phase depends on the core type, i.e. soft, Firm, or hard. In some cases, full DFT needs to be ncorporated in the core creation phase, and in others only test xripts and benches are generated in this phase. The test nformation transfer from one phase to the other, i.e. from one Aayer to the other, requires standardization in order to yarantee interoperability and ease of plug-and-play.
Selecting an adequate test strategy for an embedded core, iuch as BIST, ATPGkcan, or functional patterns, is not very lifferent then selecting a test method for a conventional 4SIC. Here, the issue is that the function of preparing a test 'or an embedded core is distributed between the core creator tnd user. The extent of their involvements depends on the iardware description level of the core. If the core is nergeable with the User Defined Logic (UDL), than the core ntegrator has more flexibility in identifying and mplementing a core test method; whereas if the core is nonnergeable then the core creator has a much larger role in letermining and incorporating the core test method(s).
1.I Mergeable Cores:
1 core is defined as mergeable if it is a soft or firm (RTL or :ate level) and can be combined with its surrounding random ogic via standard flow without the need to create an isolation olar (i.e. Peripheral Access Block) between itself and the JDL around it. In this case, the internal test method is not re-defined during the core creation stage. The core ntegrator merges the core with the surrounding logic and hen applies the same test method (e.g. scan, ATPG, BIST) on he merged logic, i.e. the core and the UDL [7] . Figure (5) shows the RTL level MPEG core of Figure (4 
Non-Mergeable Cores:
A core is considered non-mergeable if it can not be absorbed by its surrounding logic. Hence, it remains as a distinct entity. This happens either because the core hardware description level is different from the one used in the surrounding logic.
For example, a layout level DSP core shown in Figure (5 ATPG generated patterns are based on structural testing, hence provide measurable fault coverage. But they do not typically achieve high fault coverage unless coupled with a DFT approach, such as scan. In such a case, the scan chain is pre-synthesized during the core creation stage of a nonmergeable core, and during the integration stage for mergeable cores. ATPG patterns are often generated by the core user for un-encrypted cores. Typically, ATPG patterns target stuck-at faults, and sometimes performance and Iddq faults are also targeted. Certain processor and peripheral cores are delivered today with scans and ATPG patterns.
The problem with external test pattern based strategies is that they typically require large test volumes and need complex dynamic test control protocols to get stimulus to cores, to receive responses from cores and to set up the necessary control to execute the test on a core. A promising strategy that minimizes such requirements is BIST. It generates and evaluates the test patterns on-chip, hence does not require porting of test vectors from the core creator to the integrator and then to the fabricator. BIST is an autonomous testing method and is considered ideal for core-based systems.
In addition to providing the on-chp test resource, BIST simplifies peripheral access complications, since it requires a simple interface and allows re-use of the core as a selfcontained block. Today's BIST schemes are mature enough in terms of providing very high fault coverages. They also enhance the diagnosability, while allowing IP protection.
The core test scheme has to provide modular interface to allow integration of hierarchical test control scheme and allow potential sharing of test resources at higher levels. With a number of test strategies used for core internal test, there seems to be no possibility for standardizing an internal test method. However, the delivery mechanism of the core test from core providers to core integrators need to be standardized. This may happen through standardizing the interface mechanism between the core and the system-onchip, as pursued by IEEE P1500 [12] . Such a common mechanism definitely helps create interoperability of cores from diverse sources.
Core Peripheral Access Mechanisms:
Typically, cores are deeply embedded in a system-chip. In order to apply or exercise the test of a given core, access to its peripheries is necessary. Such an access un-embeds the core, hence providing full controllability and observability to its peripheries. In addition to accessing, this provides effective isolation for IP protection and for putting the core and the surrounding logic in safe modes. A peripheral access around a core fully contributes to the test of the surrounding UDL, by providing observability to the core inputs and controllability to the core outputs.
Traditionally, there are three major peripheral access techniques.
Parallel Direct Access:
The technique is based on parallel access to the core UOS by either using dedicated chip level terminals or by sharing chip terminals while multiplexing and demultiplexing them with other signals. This approach, which is termed as star approach, is popular when the number of cores is very limited and the number of chip pins is more than the core pins. But with the continuous increase in the ratio of core terminals to chip terminals, this peripheral access technique is reaching its limits. A number of proprietary techniques exist today to map core peripheries to chip primary input/outputs, even if the later is smaller in number. A major disadvantage in this access mechanism is its very high routing cost. Also, special attention need to be applied if at-speed testing is required due to problems with access path delays, skews, etc.
Serial Scan Access:
The second technique for peripheral access is based on serialization of test patterns. A scan chain around the core allows indirect but full access to all the UOs of a core. This is called ring access mechanism. The rings can be internal or external to the core and can be implemented by the core creator or the integrator. In addition to accessing the core, such a ring also provides effective isolation from the surrounding host logic, which may be necessary to run different tests in the core and its surrounding logic. The complexity and hardware requirements for the ring approach is acceptable for today's system-on-chips and it remains independent of pin limitations. The use of Boundary-Scan IEEE 1149.1 as a serial access mechanism has been used by few core providers such as ARM and TI [ 161.
The routing cost of this serial approach is far less than the previous one. Also, the serial approach allows effective isolation and UDL test if the scan chain is used in its external test mode. The two negative aspects of this approach are the test time increase, due to serialization, and the arbitrary signal switching during scan (control and clock signals need to hold scan cell output stable).
Several DIT approaches were introduced to minimize the hardware cost of the serial scan ring around a core, by using existing functional flip-flops, mixing internal and external FFs, or using compaction and expansion [4] [13] . In realistic examples often a combination of serial and parallel access cells are used for a given core, where the data patterns are applied through the serial ring, whereas the clocks and control signals are asserted via parallel access.
Functional Access:
The The timing impact of a peripheral access mechanism is critical. The path delay created by peripheral access logic and the skews introduced in the access path need to meet the requirements of core test timing constraints.
The ring based technique remains the most realistic option for peripheral access. The ring approach provides access to run internal BIST and internal scan for each core. It also helps testing the surrounding logic using the ring registers.
Test and Diagnosis for System-Chips:
At the system-chip level, several test related functions are performed. This includes the test for UDL, the assembly of the composite test, the creation of the test and diagnosis test data and control network. All the above capabilities are utilized during fabrication. Also, at this phase, the DFT circuits are used for silicon debug and diagnosis.
The system-chip test capabilities are integrated by connecting the test facilities of each core and the DFT of the surrounding logic under one chip level mechanism. This can be realized by either multiplexing the test access paths of individual cores with the primary input/outputs of the chip [8] , or by connecting the test access paths to chip level test posting buses [14] . Typically, the chip level control circuitry is hooked to the Boundary-Scan port of the chip. A test session for the system-chip has to be composed of intra-core testing to guarantee that each core has been manufactured correctly, and an inter-core testing throughout the surrounding logic. The test execution schedule has to take into account several variables such as test time, power dissipation, noise during test, and area optimization [17] .
In addition to the composite SC test, which is meant to be used as manufacturing test, other test, debug and diagnosis modes are often required. For instance, test modes are required for field testing and silicon debug modes for the SC development. Furthermore, diagnostic modes are often very critical to the production of SCs. They are required to identify failed cores in some cases to determine the internal failures to each core. Fault isolation requirements may impact the adopted internal core test strategy. In certain cases, the identification of a failed core may not be possible, due to the fact that a core passed its individual intra-core tests, but the composite test detects an inter-core fault, such as an interconnect fault or a delay fault.
Conclusion:
This paper presents a number of testing challenges facing core-based system-chips. It identifies three major aspects to testing core-based systems and describes the test strategies used for each case. These are creating adequate and portable core internal tests; providing core accessibility; and creating an integrated test and its control mechanism for the overall system-chip manufacturing.
